Skip to content

Port gHashTag/trinity:fpga/openxc7-synth/d_y0_test.v (Verilog, 1 module) to specs/port/trinity/fpga/openxc7-synth/d_y0_t - #5756

Merged
gHashTag merged 3 commits into
masterfrom
queen-5749
Oct 4, 2026
Merged

gHashTag merged 3 commits into
masterfrom
queen-5749

Conversation

@gHashTag

@gHashTag gHashTag commented Oct 3, 2026

Copy link
Copy Markdown
Owner

Closes #5749

Written by a bee on queen-5749 and published by tools/queen/publish.py. The branch itself is the bee's; the second commit is the coordination entry every pull request must add, which a bee has no way to know about.

1 file changed, 281 insertions(+)

🤖 Generated with Claude Code

Trinity Bee and others added 2 commits October 3, 2026 11:54
…tion

Create specs/port/trinity/fpga/openxc7-synth/d_y0_test.t27 as module trinity_top
that implements the 24-bit counter with BUFG clock buffer and MSB LED output.

The port includes:
- Clock buffer configuration and validation
- 24-bit counter with wrap-around behavior
- MSB extraction for LED output
- Comprehensive tests covering counter behavior, edge cases, and validation
- Benchmarks for performance validation

Closes #5749
A pull request must add exactly one docs/now entry and a bee has no way
to know that: its brief names a boundary file and acceptance criteria,
and docs/now/ is neither. The publisher adds it rather than failing the
gate.

Closes #5749

Co-Authored-By: Claude Opus 5 <noreply@anthropic.com>
@github-actions

github-actions Bot commented Oct 3, 2026

Copy link
Copy Markdown
Contributor

PR Dashboard

Generated at: 2026-10-03 12:11:00 UTC

Summary

Status Count
Total Open PRs 41
PRs with Failing Checks 39
PRs with All Checks Green 2
READY 1
FAILING 39
PENDING 0
NO CHECKS YET 0

These columns do not partition: 1 + 39 + 0 + 0 = 40, and there are 41 open PRs. A PR is being counted twice or not at all.

Seal Status

  • ⚠️ STALE -- sha256(compiler.rs)=b45a356c2eb6 != manifest seal=87e5cbd3ad94.
    The committed NMSE numbers were certified against an older compiler.rs.
    Run scripts/reseal-check.sh locally for the two-step reseal command (advisory; not a merge gate).

@github-actions

github-actions Bot commented Oct 3, 2026

Copy link
Copy Markdown
Contributor

📓 NotebookLM Notebook linked to this PR

This notebook contains session context, decisions, and artifacts for this work.

@t27-bees t27-bees Bot left a comment

Copy link
Copy Markdown

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Reviewer bee verdict for head 91ed205c20eeb7eeb84eb260db744a547767eff1 (tools/bees/reviewer.py, model opus, 6 turns, 41 s).

BEE-VERDICT: REQUEST_CHANGES
summary: The .t27 port follows the cts.t27 shape, but the added docs/now entry's first line fails check_now_entry_shape, and gen-verilog/spec-status/test-report results are not verified.
criterion: "test -f ... prints present" -- met -- diff adds specs/port/trinity/fpga/openxc7-synth/d_y0_test.t27 (new file mode 100644)
criterion: "grep module trinity_top prints 1" -- met -- d_y0_test.t27 line 9 module trinity_top { (only occurrence)
criterion: "gen-verilog ... module trinity_top ( prints 1" -- unmet -- not verified: t27c not runnable here, no CI log in brief shows gen-verilog output
criterion: "spec-status does not print NOPARSE" -- unmet -- not verified directly; parse-ratchet green and syntax mirrors specs/fpga/cts.t27:140-166, but no spec-status output in brief
criterion: "grep test blocks prints at least 1" -- met -- d_y0_test.t27 has 17 test <name> lines (diff lines 163-253)
criterion: "test-report ... grep -c BLOCKED prints 0" -- unmet -- not verified; &str fields, .field = struct literals and 1 << bit_pos with u32 shift may not compile to Zig, and no test-report output in brief
discounted-check: spec-guards -- red on master 622352d at the same step "Does every ring still agree with the spec it names" with the same ring-088..101 drift report; this PR touches none of those specs
discounted-check: untrusted-input -- fails only on "1157 appears nowhere -- the re-takes quote a corpus that has moved", a corpus count that any added spec moves; the change does not touch the re-take blocks
blocking-check: check -- the head adds docs/now/2026-10-03-published-port-...-verilog.md whose first line ends (published 2026-10-03), which does not match HEADING \((\d{4}-\d{2}-\d{2})\) at tools/check_now_entry_shape.py:57

Evidence

PR #5756 needs changes. The .t27 port looks reasonable, but the check failure comes from a file this head adds. Separately, I couldn't confirm criteria 3, 4 and 6, because they need t27c and I only have read-only tools.

Scope

  • The diff adds two files. One is the boundary file, specs/port/trinity/fpga/openxc7-synth/d_y0_test.t27.
  • The other is docs/now/2026-10-03-published-port-…-verilog.md. The publisher wrote it, and the PR body says every pull request must add one.
  • Nothing under gen/ changes, no tests are deleted, no other spec is edited, and I found no secrets and no non-ASCII identifiers.

The port (d_y0_test.t27)

  • module trinity_top { is at diff line 32, so the module keeps the original's name.
  • It follows the given/then style that specs/fpga/cts.t27:140-166 uses, which the issue names as the reference.
  • It models what the original does:
    • the BUFG as a passthrough (buffer_clock)
    • a 24-bit counter that wraps (next_counter_value, max_value = 16777215)
    • led = counter[23] (counter_msb, with 1 << 23)
  • The tests check values the original would produce: 16777215 wraps to 0, and bit 23 is set for 8388608 but not for 8388607.
  • Some parts are filler:
    • Invariant msb_is_boolean (x == true or x == false) can never fail, so it checks nothing (FR-004).
    • validate_*, is_counter_power_of_two and the bench blocks aren't in the original.
    • The file has no newline at the end.
  • Things that might stop the generated Zig from compiling: &str fields, .field = struct literals, and 1 << bit_pos where bit_pos is a u32 (Zig wants a smaller shift type). Running t27c gen-verilog / test-report would settle this.

Red checks

  • check: counts against this head. tools/check_now_entry_shape.py:57 requires the first line to match ^# NOW -- (.+) \((\d{4}-\d{2}-\d{2})\)\s*$. The added entry ends with (published 2026-10-03), and the word published inside the brackets breaks the match. This file is new in this head, and the check doesn't run on master, so nothing there to compare against. The fix is to end the first line with (2026-10-03).
  • spec-guards: does not count. Master 622352d fails the same step for the same ring/spec reasons (ring-096 has DRIFTED, ring-090 is CONVERGED, etc.). None of those specs are touched by this PR.
  • untrusted-input: does not count. It fails because "1157 appears nowhere": the number of specs walked changed. Any added spec moves that count, so it isn't a defect in this PR.

tools/queen/publish.py wrote `(published DATE)`, which
tools/check_now_entry_shape.py HEADING does not accept; fixed in
the publisher by #5777. Only the first line changes.

Co-Authored-By: Claude Opus 5.5 <noreply@anthropic.com>
@github-actions

github-actions Bot commented Oct 3, 2026

Copy link
Copy Markdown
Contributor

PR Dashboard

Generated at: 2026-10-03 17:40:16 UTC

Summary

Status Count
Total Open PRs 48
PRs with Failing Checks 44
PRs with All Checks Green 4
READY 1
FAILING 44
PENDING 0
NO CHECKS YET 1

These columns do not partition: 1 + 44 + 0 + 1 = 46, and there are 48 open PRs. A PR is being counted twice or not at all.

Seal Status

  • ⚠️ STALE -- sha256(compiler.rs)=b45a356c2eb6 != manifest seal=87e5cbd3ad94.
    The committed NMSE numbers were certified against an older compiler.rs.
    Run scripts/reseal-check.sh locally for the two-step reseal command (advisory; not a merge gate).

@github-actions

github-actions Bot commented Oct 3, 2026

Copy link
Copy Markdown
Contributor

📓 NotebookLM Notebook linked to this PR

This notebook contains session context, decisions, and artifacts for this work.

This was referenced Oct 4, 2026
@gHashTag
gHashTag merged commit 92d874c into master Oct 4, 2026
35 of 37 checks passed
@gHashTag
gHashTag deleted the queen-5749 branch October 4, 2026 17:38
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

bee-reviewed A reviewer bee reviewed and verified this PR at its current head; the only merge signal (#5525)

Projects

None yet

Development

Successfully merging this pull request may close these issues.

Port gHashTag/trinity:fpga/openxc7-synth/d_y0_test.v (Verilog, 1 module) to specs/port/trinity/fpga/openxc7-synth/d_y0_test.t27

2 participants