Skip to content

fix(fpga): build_verify counts measured from the tree; reseal (Closes #6659) - #6660

Merged
gHashTag merged 1 commit into
masterfrom
claude/build-verify-counts-6659
Oct 6, 2026
Merged

gHashTag merged 1 commit into
masterfrom
claude/build-verify-counts-6659

Conversation

@gHashTag

@gHashTag gHashTag commented Oct 6, 2026

Copy link
Copy Markdown
Owner

Closes #6659

What

  • specs/fpga/verification/build_verify.t27: TOTAL_FPGA_MODULES 33 -> 36, TOTAL_BOARD_CONFIGS 3 -> 2, TOTAL_SPECS and VERILOG_FILES 66 -> 68, tests assert the same values. Counts measured on master 099ac22 (specs/fpga/*.t27 36, testbench/ 30, boards/ 2); t27c gen-verilog succeeds on all 68 on the Railway lab.
  • Resealed on the lab with master's compiler: BuildVerify.json, verification_BuildVerify.json.
  • tools/seal_baseline.txt: the two stale lines removed (stale 30 -> 28). Nothing added.
  • docs/now/2026-10-06-build-verify-counts.md.

Evidence (Railway t27c lab)

  • t27c test-report: 11/11 pass (was 10/11, test_module_count failing).
  • Negative control: TOTAL_FPGA_MODULES = 35 fails test_module_count and test_total_specs.
  • check_seal_coverage.py: OK, 1456 seals, 1314 hold, 142 known-broken. check_seal_currency.py: BuildVerify no longer listed.

🤖 Generated with Claude Code

… stale baseline lines

Closes #6659

#1399 set TOTAL_FPGA_MODULES = 33 / TOTAL_BOARD_CONFIGS = 3 / TOTAL_SPECS = 66
while test_module_count still asserted 31, so the spec could not be sealed.
Measured on master 099ac22: 36 modules, 30 testbenches, 2 boards, 68
total, all 68 generate Verilog on the Railway lab. test-report 11/11; a
mutated count (35) fails two tests. Resealed on the lab; BuildVerify and
verification_BuildVerify leave tools/seal_baseline.txt.

Co-Authored-By: Claude Opus 5.5 <noreply@anthropic.com>
@github-actions

github-actions Bot commented Oct 6, 2026

Copy link
Copy Markdown
Contributor

PR Dashboard

Generated at: 2026-10-06 06:20:45 UTC

Summary

Status Count
Total Open PRs 47
PRs with Failing Checks 34
PRs with All Checks Green 13
READY 12
FAILING 34
PENDING 0
NO CHECKS YET 0

These columns do not partition: 12 + 34 + 0 + 0 = 46, and there are 47 open PRs. A PR is being counted twice or not at all.

Seal Status

  • ⚠️ STALE -- sha256(compiler.rs)=3c78f3c7ffb7 != manifest seal=87e5cbd3ad94.
    The committed NMSE numbers were certified against an older compiler.rs.
    Run scripts/reseal-check.sh locally for the two-step reseal command (advisory; not a merge gate).

@gHashTag
gHashTag merged commit 1c0299f into master Oct 6, 2026
31 of 33 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

build_verify.t27: test_module_count fails, FPGA counts match no tree (seal stale)

1 participant