Virtual memory address translation simulator with Translation Lookaside Buffer (TLB) cache hit/miss tracking.
Virtual memory address translation simulator with Translation Lookaside Buffer (TLB) cache hit/miss tracking.
📘 Explore the intricacies of virtual memory management! 🚀 This repo provides comprehensive guides and insights into page tables, address mapping, multi-level paging, and more! Ideal for OS enthusiasts and computer science students.🧠💻
▦ Virtual memory laboratory: animated x86-64-style 4-level page walks, software TLB, LRU/Clock/FIFO replacement races and an address-translation quiz — zero dependencies.
Windows kernel driver that brute-forces a target process's CR3 via PFN database scan
This repository contains an implementation of a multi-level page table, written entirely in C. The project includes functionalities for memory management and address translation, demonstrating concepts of virtual memory and efficient handling of large address spaces in operating systems.
Parameterizable 32-bit Memory Management Unit (MMU) designed in Verilog HDL featuring virtual memory translation, TLB-based address lookup, ASID-aware translation, Page Table Walker (PTW), permission checking, page and execute fault handling, self-checking verification testbenches & comprehensive waveform verification using Icarus Verilog & GTKwave
To associate your repository with the page-table topic, visit your repo's landing page and select "manage topics."