Finite state machine (FSM) design in VHDL — simulated and implemented on FPGA hardware with Intel Quartus. University project, HsH.
-
Updated
Aug 4, 2026 - Python
Finite state machine (FSM) design in VHDL — simulated and implemented on FPGA hardware with Intel Quartus. University project, HsH.
To associate your repository with the intel-quartus topic, visit your repo's landing page and select "manage topics."