CMOS XnOR Gate design using Cadence Virtuoso including schematic design, simulation and layout verification (DRC, LVS REX).
-
Updated
Mar 15, 2026
CMOS XnOR Gate design using Cadence Virtuoso including schematic design, simulation and layout verification (DRC, LVS REX).
CMOS NOR Gate design using Cadence Virtuoso including schematic design, simulation, layout implementation and verification (DRC, LVS, REX).
CMOS XOR Gate design using Cadence Virtuoso including schematic design, simulation and layout verification (DRC, LVS REX).
CMOS Full Adder design using Cadence Virtuoso including schematic design, simulation and layout verification (DRC, LVS REX).
CMOS NAND Gate design using Cadence Virtuoso including schematic design, simulation and layout verification (DRC, LVS REX).
CMOS Half Adder design using Cadence Virtuoso including schematic design, simulation and layout verification (DRC, LVS REX).
To associate your repository with the cmosdesign topic, visit your repo's landing page and select "manage topics."