Merge remote-tracking branch 'origin/master' into claude/t27b-lane1-t…

98fa4ff

Select commit

Loading

Failed to load commit list.

Uh oh!

There was an error while loading. Please reload this page.

GitGuardian

GitGuardian Security Checks

Wasm Explorer on: push 6

build-and-test

Auto Merge Ready PRs on: pull_request_target 1

auto-merge

Own Language on: pull_request 2

own-language

Issue Gate on: pull_request_target 2

check-linked-issue

secret-scan on: pull_request 1

scan

Harness scratch directories on: pull_request 2

No test binary shares one scratch directory

Own Language on: pull_request 1

own-language

PHI Loop CI on: pull_request 1

phi-loop-check

Orphaned modules on: pull_request 2

Every source file is reachable from its crate root

Withdrawn Number Gate on: pull_request 2

withdrawn-live

Seal Coverage on: pull_request 2

coverage

Untrusted Input Gate on: pull_request 1

untrusted-input

Spec Parse Ratchet on: pull_request 2

parse-ratchet

Spec Guards on: pull_request 3

spec-guards

Schema Validation on: pull_request 2

validate

Emit Bit-Exact Gate (CI-02) on: pull_request 2

emit-bitexact

Corpus Ratchet on: pull_request 8

Corpus ratchet (expected-failure ledger)

Gate Topology on: pull_request 1

gate-topology

loop-tools-gate on: pull_request 5

loop-tools-tracked

harness

PR Dashboard on: pull_request 1

pr-dashboard

Conflict Markers on: pull_request 2

Conflict markers (no unresolved merges)

t27b native on: pull_request 7

t27b-native-linux

t27b-native-macos

t27b-native-ratchet

Fix Carries Source on: pull_request 1

fix-carries-source

FPGA E2E Build on: pull_request 14

fpga-smoke

fpga-lint (read_verilog + hierarchy)

fpga-synthesis

fpga-synthesis-arty

fpga-formal

fpga-conformance

fpga-bitstream

fpga-report

Duplicate Body Ratchet on: pull_request 1

duplicate-bodies

Documented Commands on: pull_request 2

Documented t27c subcommands exist

L1 TRACEABILITY Check on: pull_request 2

Check L1 TRACEABILITY

L1 Traceability Summary

Damage Negatives on: pull_request 2

Damage negatives (false-positive fixtures)

Verilog Widths on: pull_request 2

Verilog widths (absurd-width ledger)

cli-tri on: pull_request 3

cli-tri

Select a check to view from the sidebar