feat(t27b): tri t27b reduce -- ddmin repro reducer with a reference g…

bc97265

Select commit

Loading

Failed to load commit list.

Uh oh!

There was an error while loading. Please reload this page.

GitGuardian

GitGuardian Security Checks

Own Language on: pull_request 2

own-language

PHI Loop CI on: pull_request 1

phi-loop-check

Damage Negatives on: pull_request 2

Damage negatives (false-positive fixtures)

Corpus Ratchet on: pull_request 4

Corpus ratchet (expected-failure ledger)

Spec Parse Ratchet on: pull_request 2

parse-ratchet

Fix Carries Source on: pull_request 1

fix-carries-source

Withdrawn Number Gate on: pull_request 2

withdrawn-live

cli-tri on: pull_request 3

cli-tri

Gate Topology on: pull_request 1

gate-topology

L1 TRACEABILITY Check on: pull_request 3

Check L1 TRACEABILITY

L1 Traceability Summary

Harness scratch directories on: pull_request 2

No test binary shares one scratch directory

Emit Bit-Exact Gate (CI-02) on: pull_request 3

emit-bitexact

Conflict Markers on: pull_request 2

Conflict markers (no unresolved merges)

secret-scan on: pull_request 3

scan

Documented Commands on: pull_request 2

Documented t27c subcommands exist

Seal Coverage on: pull_request 3

coverage

PR Dashboard on: pull_request 1

pr-dashboard

Verilog Widths on: pull_request 2

Verilog widths (absurd-width ledger)

Spec Guards on: pull_request 3

spec-guards

loop-tools-gate on: pull_request 4

loop-tools-tracked

harness

Duplicate Body Ratchet on: pull_request 5

duplicate-bodies

Schema Validation on: pull_request 2

validate

Untrusted Input Gate on: pull_request 1

untrusted-input

Orphaned modules on: pull_request 2

Every source file is reachable from its crate root

FPGA E2E Build on: pull_request 14

fpga-smoke

fpga-lint (read_verilog + hierarchy)

fpga-synthesis

fpga-synthesis-arty

fpga-formal

fpga-conformance

fpga-bitstream

fpga-report

Issue Gate on: pull_request_target 2

check-linked-issue

Own Language on: pull_request 1

own-language

Select a check to view from the sidebar