Skip to content

docs: record byte-parity completion + five-claim eval framing - #255

Merged
zzylol merged 1 commit into
mainfrom
docs/byte-parity-progress-and-eval-framing
May 5, 2026
Merged

zzylol merged 1 commit into
mainfrom
docs/byte-parity-progress-and-eval-framing

Conversation

@zzylol

@zzylol zzylol commented May 5, 2026

Copy link
Copy Markdown
Contributor

Summary

Two doc updates rolled into one PR.

PROGRESS.md — byte-parity completion

New top-of-file dated section "Cross-language byte-format parity, 5/5 sketches (2026-05-05)" covering the chain that closed #243:

Flags the downstream unblock for ASAPQuery-backend's edge_runtime_consumes_precompute_rs.rs (HLL / CS / CMS round-trip tests were gated on #243 per design-phase3-asap-precompute-rs.md).

docs/paper-outline.md — five-claim eval framing

Replaces the 4-line "Measurable benefits at every layer" bullet with five named evaluation dimensions + each claim's evidence tooling, plus the combined Pareto headline claim explicitly named:

  1. Reduced transmission bandwidth — P7 sweep + P9 plots + cardinality_crossover/
  2. Low edge collector CPU at runtime — P7 cpu column + bench_2node_sim.sh
  3. Low edge collector memory at runtime — P7 rss column + bench_soak.sh
  4. Backend query accuracy — raw_tee.go (P4) + accuracy_reduce.py (P8) + sketchlib-bench/docs/DESIGN.md
  5. Fast query computation / short query latency — promql_replay.py (P5) + P9 query_latency_cdf + plan_transition.py (P6)

Combined Pareto headline: pareto_acc_vs_thru.png (P9) — the figure the paper's contribution rests on.

Rationale: the original bullet listed benefits without pointing at how the paper proves each one. This makes the empirical bar for "done" explicit, complementary to the architectural framing in design-asap-edge-framework.md.

🤖 Generated with Claude Code

Two updates rolled into one PR:

## PROGRESS.md — byte-parity completion (closes #243 follow-on)

Adds a top-of-file dated section "Cross-language byte-format parity,
5/5 sketches (2026-05-05)" covering the chain of work that closed
#243:

- asap_sketchlib PRs #43 / #44 / #45 — HLL hash-seed alignment,
  CountSketch HashSpec / derive_index / derive_sign port (also
  extracts the shared `common::hashspec` module), CountMinSketch
  port routing through the same primitives.
- ASAPCollector PR #254 — un-ignores `cms_byte_parity_with_go` with
  the matching FO-mode wrapper rewrite, and fixes a latent
  inconsistency in the HLL fixture generator that #252 missed
  (HLL was using `SerializeProtoBytes()` directly while every
  other sketch goes through `SerializePortable*` + strip + Marshal;
  the test only "passed" because fixtures are gitignored and rarely
  regenerated alongside a test run).
- Verification: 7/7 cross_language_parity tests pass with
  `--include-ignored`, including all 5 byte-parity tests + 2 sanity
  tests, no ignored remaining.

Also flags the downstream unblock: `ASAPQuery-backend`'s
`edge_runtime_consumes_precompute_rs.rs` HLL / CS / CMS round-trip
tests were `#[ignore = "blocked on ASAPCollector#243"]` per
`design-phase3-asap-precompute-rs.md` — they should now pass without
backend code changes (mechanical un-ignore PR pending, separate
work).

## docs/paper-outline.md — five-claim eval framing

The "Measurable benefits at every layer" bullet was 4 lines listing
benefits without pointing at *how* the paper proves each one.
Replaces it with five named evaluation dimensions (transmission
bandwidth, edge CPU, edge memory, query accuracy, query latency)
plus the combined Pareto headline claim, with explicit
evidence-tooling pointers per claim:

- bandwidth: `run_e2e_sweep.sh` (P7) bytes columns + `e2e_plots.py`
  (P9) bandwidth-vs-N + `cardinality_crossover/` single-host
  pre-compare.
- edge CPU: P7 producer-side cpu column + `bench_2node_sim.sh` +
  the SDK label-axis profile (paper blocker #2).
- edge memory: P7 rss column + `bench_soak.sh` (steady-state
  RSS / heap / fd-count + slope-based leak verdict).
- accuracy: `raw_tee.go` (P4) ground truth + `accuracy_reduce.py`
  (P8) join + `ASAPQuery-backend/TODO.md` "Accuracy-profile library
  per sketch type" + `sketchlib-bench/docs/DESIGN.md` for bound
  derivation.
- query latency: `promql_replay.py` (P5) p50/p99 + P9
  `query_latency_cdf.png` + `plan_transition.py` (P6) transition
  timings.

The combined Pareto claim (`pareto_acc_vs_thru.png` from P9) is
named explicitly as the figure the paper's contribution rests on.
The "Formal correctness" bullet stays unchanged.

Architectural sibling — the existing
[`design-asap-edge-framework.md`](design-asap-edge-framework.md) —
covers the system shape; this rewrite makes the empirical bar for
"done" explicit alongside it.

Co-Authored-By: Claude Opus 4.7 (1M context) <noreply@anthropic.com>
@zzylol
zzylol merged commit c8a96a4 into main May 5, 2026
@zzylol
zzylol deleted the docs/byte-parity-progress-and-eval-framing branch May 5, 2026 17:45
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

asap_sketchlib ↔ sketchlib-go byte-format harmonization (cross-language parity)

1 participant